

1. We need MFC step when reading from or writing to the main memory →

to synchronize the operation of the processor and the main memory.

2. Given Figure 7-6 Add(R3), R1

problem 2
problem 3
problem 4

Step	Action	clock cycle		
1.	PCout, MARin, Read, Select 4, Add, Zin	1	1	2ns
2.	Zout, PCin, Yin, WMFC	1	2	16ns
3.	MDRout, IRin	1	1	2ns
4.	Rout, MARin, Read	1	1	2ns
5.	Rout, Yin, WMFC	1	2	16ns
6.	MDRout, Select Y, Add, Zin	1	1	2ns
7.	Zout, R1in, End	1	1	2ns
total Cycles		7	9	

assume

2. memory read, or write takes the same time as one internal processor (total execution time)

$$= 7 \text{ clock cycles} \times t_c$$


عند كل دورة ساعة

3. memory access time = 2 processor clock period.

$$\text{estimate total execution time} = 9 \text{ clock cycles} \times t_c$$

4. the processor wait in step 2 & 5 = $2 \times 16 \text{ nsec} = 32 \text{ nsec}$
other steps = $5 \times 2 \text{ nsec} = 10 \text{ nsec}$
total time = $32 \text{ nsec} + 10 \text{ nsec} = 42 \text{ nsec}$

4. Figure 7-1



assume: $t_{bus} = 0$

- ① propagation Delay along the bus $t_{bus} = 0$
- ② Propagation Delay through the ALU $= 2 \text{ nsec}$
- ③ setup time for register $= 0.2 \text{ nsec}$
- ④ hold time is $= 0 \text{ nsec}$

Req

What is the minimum clock period needed $= 0.3 + 2 + 0.2 + 0 = 2.5 \text{ nsec}$
for transferring data from one register to the register Z

5. For Figure 7-1

Write the sequence of control steps required for the bus structure in Figure 7-1

(a) Add #NUM^{immediate}, R₁

Steps	action
1-	PCout, MARin, read select 4, Add, Zin
2-	Zout, PCin, Yin, WMFC
3-	MDRout, IRin
4-	select constant, R ₁ out, Add, Zin
5-	Zout, R ₁ in, End.

- ① (b) من نفس ٢

(b) Add NUM, R₁

Steps	action
1-	PCout, MARin, Read, Select 4, Add, Zin
2-	Zout, PCin, Yin, WMFC
3-	MDRout, IRin
4-	offset field of IRout, MARin, Read
5-	R ₁ out, Yin, WMF
6-	MDRout, select Y, ...
7-	Zout, R ₁ in, End.

© Add (num), R₁

steps	action
1.	P _{cout} , MAR _{in} , Read, Select 4, Add, Z _{in}
2.	Z _{out} , PC _{in} , Y _{in} , WMFC
3.	MDR _{out} , IR _{in}
4.	offset field of IR _{out} , MAR _{in} , Read
5.	WMFC
6.	MDR _{out} , MAR _{in} , Read
7.	R _{out} , Y _{in} , WMFC
8.	MDR _{out} , Select Y, Add, Z _{in}
9.	Z _{out} , R ₁ in, End.

For 3 instructions 5-a, 5-b, 5-c

6 Suggest a scheme that exploits these common steps to reduce the complexity of the encoder block figure 7-11.

نمى على ذلك بـ 3 أنماط من 5-أ، 5-ب، 5-ج
 (Abs) Immediate Direct Indirect 3-addressing Modes add

Suggest

1. P_{cout}, MAR_{in}, Read, Select 4, Add, Z_{in}
2. Z_{out}, PC_{in}, Y_{in}, WMFC
3. MDR_{out}, IR_{in}
4. P_{cout}, MAR_{in}, Read, Select 4, Add, Z_{in}
5. Z_{out}, PC_{in}, If imm branch to 10

6. WMFC

7. MDROUT, MARin, Read, if A bs branch to 10

8. WMFC

9. MDROUT, MARin, Read

10. Riout, Yin, WMFC

11. MDROUT, Select Y, Add, Zin

12. Zout, Rin, End.

direct

problem

⑦

assume $\left\{ \begin{array}{l} \rightarrow \text{each control step} = 2 \text{ nsec} \\ \rightarrow \text{example. Figure 7-6} \\ \rightarrow \text{assume wait in steps ② and ⑤} = 16 \text{ nsec} \end{array} \right.$

Steps

actions

wait in step ② & ⑤ = $2 \times 16 \text{ nsec} = 32 \text{ nsec}$.

exec time in steps 1, 3, 6, 7 = $5 \times 2 \text{ nsec} = 10 \text{ nsec}$.

total time = $32 \text{ nsec} + 10 = 42 \text{ nsec}$.

processor idle time = $\frac{32}{42}$